diff options
author | Robert Morris <[email protected]> | 2020-10-05 15:28:01 -0400 |
---|---|---|
committer | Frans Kaashoek <[email protected]> | 2020-10-05 19:30:27 -0400 |
commit | bebecfd6fd449fb86f73b81982f8c90e5b6bbf90 (patch) | |
tree | e609ecbda6a195fae34e9150ac59f592947c408b /kernel/kernelvec.S | |
parent | c199afe4c8d77c8da24e1fda479391c9ffa76239 (diff) | |
download | xv6-labs-bebecfd6fd449fb86f73b81982f8c90e5b6bbf90.tar.gz xv6-labs-bebecfd6fd449fb86f73b81982f8c90e5b6bbf90.tar.bz2 xv6-labs-bebecfd6fd449fb86f73b81982f8c90e5b6bbf90.zip |
more explicable scratch area size for machine-mode timer interrupts
Diffstat (limited to 'kernel/kernelvec.S')
-rw-r--r-- | kernel/kernelvec.S | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/kernel/kernelvec.S b/kernel/kernelvec.S index 3e9d3e9..f42a364 100644 --- a/kernel/kernelvec.S +++ b/kernel/kernelvec.S @@ -93,8 +93,8 @@ kernelvec: timervec: # start.c has set up the memory that mscratch points to: # scratch[0,8,16] : register save area. - # scratch[32] : address of CLINT's MTIMECMP register. - # scratch[40] : desired interval between interrupts. + # scratch[24] : address of CLINT's MTIMECMP register. + # scratch[32] : desired interval between interrupts. csrrw a0, mscratch, a0 sd a1, 0(a0) @@ -103,8 +103,8 @@ timervec: # schedule the next timer interrupt # by adding interval to mtimecmp. - ld a1, 32(a0) # CLINT_MTIMECMP(hart) - ld a2, 40(a0) # interval + ld a1, 24(a0) # CLINT_MTIMECMP(hart) + ld a2, 32(a0) # interval ld a3, 0(a1) add a3, a3, a2 sd a3, 0(a1) |