summaryrefslogtreecommitdiff
path: root/kernel/riscv.h
diff options
context:
space:
mode:
authorMole Shang <[email protected]>2024-02-10 13:46:25 +0800
committerMole Shang <[email protected]>2024-02-10 13:50:34 +0800
commit3673a2cdfb30e1e3936e695a3fb8adee74488d6b (patch)
tree282b4677f47bbb15949e24b3bfa455b173a38a29 /kernel/riscv.h
parentf379c1c4c80947365eb6c4046c3ab165629dc8cd (diff)
parentc9284cd93525436cc823258ab309c1b27eeec714 (diff)
downloadxv6-labs-3673a2cdfb30e1e3936e695a3fb8adee74488d6b.tar.gz
xv6-labs-3673a2cdfb30e1e3936e695a3fb8adee74488d6b.tar.bz2
xv6-labs-3673a2cdfb30e1e3936e695a3fb8adee74488d6b.zip
Merge branch 'pgtbl' into traps
Conflicts: .gitignore Makefile conf/lab.mk
Diffstat (limited to 'kernel/riscv.h')
-rw-r--r--kernel/riscv.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/kernel/riscv.h b/kernel/riscv.h
index 20a01db..33fa9ee 100644
--- a/kernel/riscv.h
+++ b/kernel/riscv.h
@@ -343,6 +343,7 @@ typedef uint64 *pagetable_t; // 512 PTEs
#define PTE_W (1L << 2)
#define PTE_X (1L << 3)
#define PTE_U (1L << 4) // user can access
+#define PTE_A (1L << 6) // riscv access bit
// shift a physical address to the right place for a PTE.
#define PA2PTE(pa) ((((uint64)pa) >> 12) << 10)