summaryrefslogtreecommitdiff
path: root/main.c
AgeCommit message (Collapse)AuthorFilesLines
2007-09-27test: store curproc at top of stackrsc1-3/+5
I don't actually think this is worthwhile, but I figured I would check it in before reverting it, so that it can be in the revision history. Pros: * curproc doesn't need to turn on/off interrupts * scheduler doesn't have to edit curproc anymore Cons: * it's ugly * all the stack computation is more complicated. * it doesn't actually simplify anything but curproc, and even curproc is harder to follow.
2007-09-27rename splhi/spllo to pushcli/popclirsc1-3/+3
2007-09-27use larger, allocated cpu stacksrsc1-20/+15
2007-09-27kernel SMP interruptibility fixes.rsc1-8/+7
Last year, right before I sent xv6 to the printer, I changed the SETGATE calls so that interrupts would be disabled on entry to interrupt handlers, and I added the nlock++ / nlock-- in trap() so that interrupts would stay disabled while the hw handlers (but not the syscall handler) did their work. I did this because the kernel was otherwise causing Bochs to triple-fault in SMP mode, and time was short. Robert observed yesterday that something was keeping the SMP preemption user test from working. It turned out that when I simplified the lapic code I swapped the order of two register writes that I didn't realize were order dependent. I fixed that and then since I had everything paged in kept going and tried to figure out why you can't leave interrupts on during interrupt handlers. There are a few issues. First, there must be some way to keep interrupts from "stacking up" and overflowing the stack. Keeping interrupts off the whole time solves this problem -- even if the clock tick handler runs long enough that the next clock tick is waiting when it finishes, keeping interrupts off means that the handler runs all the way through the "iret" before the next handler begins. This is not really a problem unless you are putting too many prints in trap -- if the OS is doing its job right, the handlers should run quickly and not stack up. Second, if xv6 had page faults, then it would be important to keep interrupts disabled between the start of the interrupt and the time that cr2 was read, to avoid a scenario like: p1 page faults [cr2 set to faulting address] p1 starts executing trapasm.S clock interrupt, p1 preempted, p2 starts executing p2 page faults [cr2 set to another faulting address] p2 starts, finishes fault handler p1 rescheduled, reads cr2, sees wrong fault address Alternately p1 could be rescheduled on the other cpu, in which case it would still see the wrong cr2. That said, I think cr2 is the only interrupt state that isn't pushed onto the interrupt stack atomically at fault time, and xv6 doesn't care. (This isn't entirely hypothetical -- I debugged this problem on Plan 9.) Third, and this is the big one, it is not safe to call cpu() unless interrupts are disabled. If interrupts are enabled then there is no guarantee that, between the time cpu() looks up the cpu id and the time that it the result gets used, the process has not been rescheduled to the other cpu. For example, the very commonly-used expression curproc[cpu()] (aka the macro cp) can end up referring to the wrong proc: the code stores the result of cpu() in %eax, gets rescheduled to the other cpu at just the wrong instant, and then reads curproc[%eax]. We use curproc[cpu()] to get the current process a LOT. In that particular case, if we arranged for the current curproc entry to be addressed by %fs:0 and just use a different %fs on each CPU, then we could safely get at curproc even with interrupts disabled, since the read of %fs would be atomic with the read of %fs:0. Alternately, we could have a curproc() function that disables interrupts while computing curproc[cpu()]. I've done that last one. Even in the current kernel, with interrupts off on entry to trap, interrupts are enabled inside release if there are no locks held. Also, the scheduler's idle loop must be interruptible at times so that the clock and disk interrupts (which might make processes runnable) can be handled. In addition to the rampant use of curproc[cpu()], this little snippet from acquire is wrong on smp: if(cpus[cpu()].nlock == 0) cli(); cpus[cpu()].nlock++; because if interrupts are off then we might call cpu(), get rescheduled to a different cpu, look at cpus[oldcpu].nlock, and wrongly decide not to disable interrupts on the new cpu. The fix is to always call cli(). But this is wrong too: if(holding(lock)) panic("acquire"); cli(); cpus[cpu()].nlock++; because holding looks at cpu(). The fix is: cli(); if(holding(lock)) panic("acquire"); cpus[cpu()].nlock++; I've done that, and I changed cpu() to complain the first time it gets called with interrupts disabled. (It gets called too much to complain every time.) I added new functions splhi and spllo that are like acquire and release but without the locking: void splhi(void) { cli(); cpus[cpu()].nsplhi++; } void spllo(void) { if(--cpus[cpu()].nsplhi == 0) sti(); } and I've used those to protect other sections of code that refer to cpu() when interrupts would otherwise be disabled (basically just curproc and setupsegs). I also use them in acquire/release and got rid of nlock. I'm not thrilled with the names, but I think the concept -- a counted cli/sti -- is sound. Having them also replaces the nlock++/nlock-- in trap.c and main.c, which is nice. Final note: it's still not safe to enable interrupts in the middle of trap() between lapic_eoi and returning to user space. I don't understand why, but we get a fault on pop %es because 0x10 is a bad segment descriptor (!) and then the fault faults trying to go into a new interrupt because 0x8 is a bad segment descriptor too! Triple fault. I haven't debugged this yet.
2007-08-28nitsrsc1-1/+1
2007-08-28rename 8253pit.c to timer.crsc1-2/+2
2007-08-28nitrsc1-1/+1
2007-08-28nitrsc1-6/+4
2007-08-27Rename main0 to main.rsc1-2/+2
2007-08-27delete unnecessary #include linesrsc1-11/+3
2007-08-27Simplify MP hardware code.rsc1-3/+31
Mainly delete unused constants and code. Move mp_startthem to main.c as bootothers.
2007-08-27Clean up lapic code.rsc1-7/+1
One initialization function now, not three. Use #defines instead of enums (consistent with other code, but sigh). Still boots in Bochs in SMP mode.
2007-08-24tweakrsc1-7/+3
2007-08-22PDF at http://am.lcs.mit.edu/~rsc/xv6.pdfrsc1-61/+21
Various changes made while offline. + bwrite sector argument is redundant; use b->sector. + reformatting of files for nicer PDF page breaks + distinguish between locked, unlocked inodes in type signatures + change FD_FILE to FD_INODE + move userinit (nee proc0init) to proc.c + move ROOTDEV to param.h + always parenthesize sizeof argument
2007-08-21remove dead codersc1-16/+0
2007-08-21Various cleanup:rsc1-80/+40
- Got rid of dummy proc[0]. Now proc[0] is init. - Added initcode.S to exec /init, so that /init is just a regular binary. - Moved exec out of sysfile to exec.c - Moved code dealing with fs guts (like struct inode) from sysfile.c to fs.c. Code dealing with system call arguments stays in sysfile.c - Refactored directory routines in fs.c; should be simpler. - Changed iget to return *unlocked* inode structure. This solves the lookup-then-use race in namei without introducing deadlocks. It also enabled getting rid of the dummy proc[0].
2007-08-20shuffle fs.c in bottom-up orderrsc1-1/+1
2007-08-14Gcc expects to be able to pick up the returnrsc1-4/+11
address off the stack, so put one there for it. (Bug was hidden by bad segment limits.)
2007-08-10avoid assignments in declarationsrsc1-2/+2
2007-08-08missing voidrsc1-1/+1
2007-08-08more bugsrsc1-3/+3
2007-08-08add DPL_USER constantrsc1-2/+2
2007-08-08set init namersc1-0/+1
2006-09-08formatting nitsrsc1-3/+6
2006-09-08only need a pagersc1-1/+1
2006-09-08use bootstrap processor as specified by MP table. typically 0, but notkaashoek1-5/+7
guaranteed.
2006-09-08some comment changeskaashoek1-2/+2
2006-09-07fix buildrsc1-4/+4
2006-09-07get precedence of <, >, and | rightkaashoek1-1/+1
simplify
2006-09-07run without lapic and ioapic, if they are not presentkaashoek1-2/+5
if no lapic available, use 8253pit for clock now xv6 runs both on qemu (uniprocessor) and bochs (uniprocessor and MP)
2006-09-06fd_* => file_*rsc1-1/+1
2006-09-06standardize various * conventionsrsc1-7/+7
2006-09-06spacing fixes: no tabs, 2-space indents (for rtm)rsc1-1/+1
2006-08-29prune unneeded panics and debug outputrtm1-26/+19
2006-08-29clean up stale error checks and panicsrtm1-4/+0
delete unused functions a few comments
2006-08-16proc[0] can sleep(), at least after it gets to main00()rtm1-18/+43
proc[0] calls iget(rootdev, 1) before forking init
2006-08-15no more proc[] entry per cpu for idle looprtm1-12/+11
each cpu[] has its own gdt and tss no per-proc gdt or tss, re-write cpu's in scheduler (you win, cliff) main0() switches to cpu[0].mpstack
2006-08-15oopskaashoek1-1/+1
2006-08-15commented out code for cwdkaashoek1-2/+5
2006-08-13link()rtm1-6/+0
2006-08-11init creates console, opens 0/1/2, runs shrtm1-4/+4
sh accepts 0-argument commands (like userfs) reads from console
2006-08-10interrupts could be recursive since lapic_eoi() called before rtirtm1-5/+13
so fast interrupts overflow the kernel stack fix: cli() before lapic_eoi()
2006-08-10low-level keyboard input (not hooked up to /dev yet)rtm1-1/+1
fix acquire() to cli() *before* incrementing nlock make T_SYSCALL a trap gate, not an interrupt gate sadly, various crashes if you hold down a keyboard key...
2006-08-09devswkaashoek1-0/+1
checkpoint: write(fd,"hello\n",6) where fd is a console dev almost works
2006-08-08fix race in holding() check in acquire()rtm1-12/+23
give cpu1 a TSS and gdt for when it enters scheduler() and a pseudo proc[] entry for each cpu cpu0 waits for each other cpu to start up read() for files
2006-08-04better interrupt plan---this one appears to workkaashoek1-0/+1
ioapic
2006-07-29open()rtm1-0/+2
2006-07-27primitive execrtm1-0/+1
2006-07-20uint32_t -> uint &crtm1-7/+7
2006-07-17standarize on unix-like lowercase struct namesrsc1-6/+6